Analogue implementation of motion estimation processors for digital video coding

نویسنده

  • Mladen Panovic
چکیده

Digital video technology has been characterised by continued growth in the last decade. The uses of video coding are broad and diverse. However, generally they fall into two main categories either utilising limited storage or transmission bandwidth. Video coding is essential for video on Digital Versatile Disc (DVD) and utilising the limited bandwidth available for realising real time applications such as videoconferencing, videotelephony and digital television. The use o f Differential Pulse Code Modulation (DPCM) enables reduction of temporal redundancy between successive frames by frame differencing. The efficiency of this method is enhanced by motion compensating the predicted frame before differencing. The use of block motion estimation for the implementation of motion compensated video compression has become the favoured technique in video coding standards such as H.26-(l,3) and MPEG-(1,2,4). Motion estimation is the most demanding aspect of video coding. Motion estimation accounts for some 50% of the total computation needed in the H.261 video coding standard. The use o f Very Large Scale Integration (VLSI) digital implementations enables this processing rate to be realised in real time, vital for communication purposes. Therefore power dissipation and implementation area o f such implementations tend to be excessive. The research described in this work attempts to provide an efficient Complementary Metal Oxide Semiconductor (CMOS) integrated circuit realisation o f the motion estimation processor based on analogue circuit techniques. The goal is to use compact analogue computation circuits in place of large digital arithmetic units with corresponding reduction o f implementation area and power dissipation. These requirements are essential for battery operated video applications. It is hoped that the work presented in this thesis that explore and characterise the issues relating to the integrated circuit realisation of an analogue motion estimation processor, will provide the basis for future video coding standard implementations.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding

[Article] Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding VLSI co-processors for real-time high-quality H.264/AVC video coding. Porto, the institutional repository of the Politecnico di Torino, is provided by the University Library and the IT-Services. The aim is to enable open access to all the world. Please share with us how this access benefit...

متن کامل

New adaptive interpolation schemes for efficient meshbased motion estimation

Motion estimation and compensation is an essential part of existing video coding systems. The mesh-based motion estimation (MME) produces smoother motion field, better subjective quality (free from blocking artifacts), and higher peak signal-to-noise ratio (PSNR) in many cases, especially at low bitrate video communications, compared to the conventional block matching algorithm (BMA). Howev...

متن کامل

Accelerated Motion Estimation of H.264 on Imagine Stream Processor

Imagine is a stream-based prototype processor designed for media processing. It uses a three-level bandwidth hierarchy to exploit parallelism and data locality. It has good performance in media processing. H.264 is the newest digital video coding standard. It can achieve high coding efficiency at the cost of complex computation. In addition, video pictures have natural stream features, such as ...

متن کامل

Performance Analysis of H.263 Video Encoder for Viram

VIRAM (Vector Intelligent Random Access Memory) is a vector architecture processor with embedded memory, designed for portable multimedia processing devices. Its vector processing capability results in high performance multimedia processing, while embedded DRAM technology provides high memory bandwidth at low energy consumption. In this thesis, we evaluate and compare performance of VIRAM to ot...

متن کامل

HD Video Encoding with DSP and FPGA Partitioning White Paper

Overview Digital signal processors (DSPs) handle the vast majority of video encoding applications unaided, implementing a scalable architecture that includes FPGAs as a co-processor to offload certain tasks that satisfy even the most demanding video applications. As video and imaging applications evolve toward high-definition (HD) video compression standards, co-processing architectures that in...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005